

What is claimed is:

- 1           1.     A storage device comprising:  
2                     plural groups of memory cells, wherein the memory cells comprise  
3     magnetoresistive elements,  
4                     wherein each group further includes a corresponding transistor, and the  
5     memory cells of each group includes a first set of parallel connected memory cells connected  
6     to a node of the transistor; and  
7                     a sensing device to detect a state of a memory cell in a selected one of the  
8     groups.
- 1           2.     The storage device of claim 1, wherein each group further comprises a second  
2     set of parallel connected memory cells.
- 1           3.     The storage device of claim 2, wherein the first set of memory cells comprises  
2     memory cells coupled in parallel between a first bias signal and a common node, and wherein  
3     the second set of memory cells comprises memory cells coupled in parallel between a second  
4     bias signal and the common node.
- 1           4.     The storage device of claim 3, wherein the common node is connected to a  
2     gate of the transistor, and wherein a source of the transistor is coupled to the sensing circuit.
- 1           5.     The storage device of claim 4, wherein a drain of the transistor is coupled to a  
2     supply voltage.
- 1           6.     The storage device of claim 3, further comprising a bit line, wherein the  
2     transistor forms a pass gate, a first source/drain node of the transistor connected to the  
3     common node, a second source/drain node of the transistor connected to the bit line, and a  
4     gate of the transistor connected to a select signal.

1           9.       The storage device of claim 7, further comprising a second bit line coupled to  
2       further groups of memory cells, the storage device further comprising a second sensing  
3       circuit coupled to the second bit line.

1            11.     The storage device of claim 1, further comprising a row decoder to provide  
2     write word lines for selecting individual memory cells within each group.

1            12. The storage device of claim 1, wherein each memory cell is formed of a stack  
2 of layers, the stack having a first end and a second end, and wherein the memory cells of each  
3 group are arranged such that current flows from the first end to the second end in each of the  
4 memory cells of the first set.

—

1           13.       The storage device of claim 1, wherein each group further comprises a second  
2 set of parallel connected memory cells, wherein each memory cell is formed of a stack of  
3 layers, the stack having a first end and a second end,  
4                   wherein the first set of memory cells are connected in parallel between a first  
5 bias signal and a common node such that the first end of each memory cell in the first set is  
6 connected to the first bias signal, and the second end of each memory cell in the first set is  
7 connected to the common node,

8                    wherein the second set of memory cells are connected in parallel between a  
9                    second bias signal and the common node such that the first end of each memory cell in the  
10                  second set is connected to the second bias signal, and the second end of each memory cell in  
11                  the second set is connected to the common node.

1                  14.    The storage device of claim 13, further comprising a bit line, wherein the  
2                  common node is coupled to a gate of the transistor, and a source of the transistor is coupled to  
3                  the bit line.

1                  15.    A system comprising:  
2                          a processor; and  
3                          a storage device coupled to the processor, the storage device comprising:  
4                                  groups of memory cells, the memory cells comprising  
5                          magnetoresistive elements,  
6                                  bit lines each connected to corresponding plural groups of memory  
7                          cells,  
8                                  wherein each group of memory cells includes memory cells connected  
9                          in parallel and coupled to a respective bit line.

1                  16.    The system of claim 15, wherein each group further includes a transistor  
2                  connected to the memory cells of the group, the transistor to drive a respective bit line to a  
3                  voltage based on a state of a selected one of the memory cells in the group.                    –

1                  17.    The system of claim 16, wherein the transistor is a field effect transistor  
2                  configured as a source follower amplifier.

1                  18.    The system of claim 16, wherein the transistor is a bipolar junction transistor  
2                  configured as an emitter follower amplifier.

1                  19.    The system of claim 16, further comprising sensing devices coupled to  
2                  respective bit lines to detect a state of a corresponding selected memory cell.

1           20.    The system of claim 19, wherein the storage device further comprises:  
2                   a control circuit to perform a read operation by sensing a group of memory  
3 cells, and subsequently writing a selected memory cell to a predetermined state; and  
4                   a read circuit to detect whether the selected memory cell changes state in  
5 response to the write to the predetermined state, the read circuit to output an indicator of a  
6 state of the selected memory cell based on whether the state of the memory cell has changed.

1           21.    The system of claim 15, wherein each group further comprises a second set of  
2 memory cells connected in parallel, wherein both of the first set of memory cells and the  
3 second set of memory cells are connected to a common node.

1           22.    The system of claim 21, wherein each group comprises a transistor having a  
2 gate connected to a corresponding common node.

1           23.    The system of claim 22, wherein each group of memory cells is coupled  
2 between a first bias voltage signal and a second bias voltage signal, wherein the group of  
3 memory cells is activated by setting one of the first and second bias voltage signals to a bias  
4 voltage, and setting the other one of the first and second bias voltage signals to a ground  
5 potential.

1           24.    A method of reading data in a storage device, comprising:  
2                   selecting at least one of a plurality of groups of memory cells, the memory  
3 cells comprising magnetoresistive elements, wherein each group of memory cells includes a  
4 first set of memory cells connected in parallel and a second set of memory cells connected in  
5 parallel, the first and second sets of memory cells connected to a common node;  
6                   detecting a voltage at the common node of the selected group of memory cells;  
7 and  
8                   outputting an indicator of a data state in response to the detected voltage of the  
9 node.

1           25.    The method of claim 24, wherein detecting the voltage comprises detecting a  
2 first voltage, the method further comprising:

3                   writing a first memory cell to a first state;  
4                   measuring a second voltage at the common node; and  
5                   determining whether the first voltage differs from the second voltage,  
6                   wherein outputting the indicator is based on a difference between the first and  
7 second voltages.

1           26.    The method of claim 24, further comprising:  
2                   driving a bit line to a voltage in response to the voltage of the common node.

1           27.    The method of claim 26, further comprising a sense amplifier detecting a  
2 voltage level of the bit line.

1           28.    The method of claim 27, further comprising:  
2                   during a read operation, the sense amplifier detecting a first voltage associated  
3 with the bit line corresponding to a state of a selected memory cell;  
4                   during the read operation, performing a write of the selected memory cell to a  
5 predetermined state; and  
6                   during the read operation, the sense amplifier detecting a second voltage  
7 associated with the bit line after writing the selected memory cell to the predetermined state.

1           29.    The method of claim 28, further comprising:  
2                   comparing the first and second voltages;  
3                   outputting an indicator of a first logical state in response to determining that  
4 the first and second voltages are substantially the same; and  
5                   outputting an indicator of a second logical state in response to determining that  
6 the first and second voltages are different by greater than a predetermined amount.